Polycrystalline silicon thin-film transistors (TFTs) integrating sputtered Al 2 O 3 gate dielectric with bridged-grain active channel are demonstrated. The proposed TFTs exhibit excellent device performance in terms of smaller threshold voltage, steeper subthreshold swing and higher on-current/off-current ratio. More importantly, the mobility of the proposed TFT is 5.5 times that of conventional TFTs with SiO 2 gate dielectric. All of these results suggest that the proposed TFT is a good choice for low-power and high-speed driving circuits in display application.
Introduction
Polycrystalline silicon (poly-Si) thin-film transistors (TFTs) have received considerable research interest due to their high carrier mobility, which could provide possible solutions for the integration of peripheral circuit and active matrix in display applications [1] . High-performance poly-Si TFTs with low operating voltage, steep subthreshold swing (SS) and large on-current/off-current (I on /I off ) ratio are thus desired to accomplish the low-power and high-speed display driving circuits. However, poly-Si thin films, especially for solid-phase-crystallized (SPC) film, have numerous grain boundaries (GBs) inside [2, 3] , resulting in large threshold voltage (V th ), poor SS and small I on /I off ratio in poly-Si TFTs. Scaling down the conventional gate dielectrics (i.e., SiO 2 or Si 3 N 4 ) can increase gate capacitance and satisfy some demands listed above but would cause a higher gate-leakage current and bring more serious reliability issues due to the thinner oxide [4] . To maintain the physical gate dielectric thickness while 1 Author to whom any correspondence should be addressed. increasing gate capacitance, several high-k gate dielectric materials [4] [5] [6] [7] , such as Al 2 O 3 [4] , HfO 2 [5] , Pr 2 O 3 [6] and Y 2 O 3 [7] , are applied into the poly-Si TFTs to improve device electrical characteristics. Nevertheless, poly-Si TFTs with high-k gate dielectrics suffer from a more undesirable gate-induced drain leakage (GIDL) current due to the larger permittivity of high-k gate dielectrics [4] [5] [6] [7] [8] [9] [10] [11] [12] .
In this work, poly-Si TFTs integrating a high-k Al 2 O 3 gate dielectric with bridged-grain (BG) [ 
Experimental
TFTs used in this study were in conventional self-aligned topgate structure. A schematic illustration of device fabrication process flow is shown in figure 1 . First, a layer of 100-nmthick amorphous-Si (a-Si) was deposited on an oxidized silicon wafer by LPCVD. Then the a-Si layer is crystallized by SPC method at 600
• C for 24 h in N 2 ambient. After crystallization, a layer of photoresist (PR) was coated on the wafer and then patterned into a series of lines as shown in figure 1(a). The red cuboids stand for remaining PR after photolithography. The scanning electron microscope (SEM) image and atomic force microscope (AFM) image of BG line pattern after lithography are shown in figures 2(a) and (b), respectively. It can be observed that the period of BG lines is about 1 μm and the PRcovered line ratio in one period is about 50%, as also shown in . The permittivity of sputtered Al 2 O 3 thin film is estimated to be 8.14, which is about two times higher than that of SiO 2 deposited by LPCVD. After the gate dielectric deposition, sputtering of 300-nm-thick pure Al as gate electrode was performed, followed by gate patterning. Then a self-aligned boron implantation with a dose of 4 × 10 15 cm −2 was done to form the source and drain. Then 500-nm-thick low-temperature oxide was deposited by LPCVD. Contact holes were opened and then sputtering of 700-nm-thick Al doped with 1% Si was performed, followed by electrode patterning. Finally, wafers were sintered in forming gas at 420
• C. and G m are physical gate dielectric thickness, gate dielectric permittivity, drain current and maximum of transconductance at V ds = −0.1 V. The V th is determined by the interception of linear extrapolation of a transfer curve at V ds = −0.1 V. The SS is also extracted at V ds = −0.1 V from the slope of log |I on | in the subthreshold region. The I on /I off ratio equals to maximum current over minimum current within the measured range. The GIDL current is defined at V ds = −5 V and V gs = 5 V. . However, the GIDL current increases from 4.20 to 8.09 nA. The related parameters are summarized in table 1. The thinner equivalent oxide thickness with the same physical thickness of high-k Al 2 O 3 gate dielectric increases gate capacitance and improves the mobile carrier density, resulting in smaller V th and SS [4] [5] [6] [7] . Regarding the leakage mechanism of poly-Si TFTs [8] [9] [10] [11] [12] , the I off at high |V ds | is strongly dependent on the peak electric field E p at the drain junction, which can be expressed by the following formulas,
Results and discussion
where ε Si and V fb are Si permittivity and flat-band voltage. Poly-Si TFT with high-k dielectric will bring larger E p , giving rise to a rapid increase in off-state current.
To suppress this high off leakage current, BG active channel as described above is employed. As shown in figure 3 , compared to SPC TFT with Al 2 O 3 gate dielectric (red lines), the GIDL current of BG SPC TFT (blue lines) is greatly reduced by more than 43.9 times. For the BG SPC TFTs, a number of submicron-scale reverse-biased junctions are formed when the channel is in off-state region. The E p near the drain junction can be partially distributed to the edge of BG lines [2] , leading to reduced E p and decreased GIDL current. Besides GIDL suppression, the μ FE , V th , SS and I on /I off ratio of BG SPC TFT with Al 2 O 3 gate dielectric are also improved. The μ FE is enhanced to 47.92 cm 2 Vs −1 , which is 1.8 times larger than that of SPC TFT with Al 2 O 3 and 4.5 times larger than that of SPC TFT with SiO 2 gate dielectric. The V th keeps decreasing to −3.85 V while the SS reduces a little, from (b) , respectively. The saturation current is greatly enhanced by more than four times, consistent to the transfer curve. It is also noted that for SPC TFT with Al 2 O 3 gate dielectric the kink current can be clearly observed at V ds ≈ −6 V and V gs = −6 V, while for BG SPC TFT with Al 2 O 3 gate dielectric no kink current is observed at the same measurement range, implying the better hot carrier (HC) reliability of BG SPC TFT [13, 14] . To verify the better HC reliability of BG SPC TFT, HC stress test is performed on BG SPC TFT with Al 2 O 3 and SPC TFT with Al 2 O 3 as shown in figure 5 . The stress condition is shown in the inset. It can be clearly observed that BG SPC TFT degenerates more slowly compared to normal SPC TFT at the same HC stress, consistent to kink effect suppression by BG structure in output curve. 
Summary
High-performance SPC poly-Si TFTs with a high-k Al 2 O 3 gate dielectric and BG active channel is demonstrated. The TFTs show outstanding electrical performance in terms of larger μ FE , smaller V th , steeper SS and larger I on /I off ratio compared to the control TFTs, which can satisfy the needs of peripheral driving circuit applications with low power and high speed.
